

9 thereafter executing host instructions by interpretation of the target
10 instruction until the point of the exception.

1 Claim 4. A method as claimed in Claim 3 which further comprises
2 collecting statistics regarding the execution of sequences of target
3 instructions which are executed.

1 Claim 5. A method as claimed in Claim 4 in which the statistics
2 include the number of times the sequence of target instructions have
3 executed.

1 Claim 6. A method as claimed in Claim 4 in which the statistics
2 include address of an instruction to which a target instruction including
3 a branch operation branches.

1 Claim 7. A method as claimed in Claim 4 in which the statistics
2 include a likelihood of a branch being taken.

1 Claim 8. A system for executing a target application designed for
2 execution on a target processor on a host processor having an
3 instruction set different than that of the target processor comprising:
4 means for translating sequences of target instructions and storing each
5 translated sequence of instructions,
6 means for selecting a stored translated sequence of instructions for
7 execution,
8 means for responding to an exception during execution of a stored
9 translated instruction by rolling back to a point in execution at which
10 correct state of a target processor is known, and

1 Claim 11. A method as claimed in Claim 10 in which the statistics
2 include the number of times the sequence of target instructions have
3 executed.

1 Claim 12. A method as claimed in Claim 10 in which the statistics
2 include an address of an instruction to which a target instruction
3 including a branch operation branches.

1 Claim 13. A method as claimed in Claim 10 in which the statistics
2 include a likelihood of a branch being taken.

Add
A1

66EFT0T"2EE2T450